Background {#Sec1}
==========

Recently, the concept of the junctionless (JL) field-effect transistor (FET), which contains a heavily, uniformly, and homogeneously doping species in the channel and source/drain (S/D), has been intensively studied \[[@CR1]--[@CR4]\]. The JL device is intrinsically a gated resistor, i.e., a resistor with a gate for controlling the carrier density and the current flow. The advantages of JL devices include (1) avoidance of the use of an ultra-shallow source/drain junction, which greatly simplifies the process flow, (2) low thermal budgets owing to implant activation annealing after the gate stack formation is eliminated, and (3) the current transport is in the bulk of the semiconductor, which reduces the impact of imperfect semiconductor/insulator interfaces. These features have also been demonstrated with poly-Si thin-film transistor (TFT) \[[@CR5]--[@CR7]\], which are suitable for monolithic three-dimensional (3D) vertically stacked integrated circuits (ICs), which continue the applicability of Moore's law \[[@CR8]\]. However, the JL channel thickness should be thin enough to turn off the JL devices. This limits the saturation current of the junctionless thin-film transistor (JL-TFT) \[[@CR7], [@CR9]\]. Meanwhile, it adversely increases series resistance in the S/D and decreases drain current. In order to conquer this issue, the raised source-and-drain (raised S/D) structure is used for this works.

In this work, the thin-channel structure trimmed by oxidation and HF is used for turning off the devices, and the raised S/D structure is built for high saturation current. A dual-gate structure can be applied in multi-threshold voltage (multi-*V*~th~) applications \[[@CR10]\], and its temperature is discussed for the p-type raised S/D JL-TFTs.

Methods {#Sec2}
=======

Device fabrication and experiment {#Sec3}
---------------------------------

Figure [1](#Fig1){ref-type="fig"}a schematically presents the proposed device structure of the raised S/D JL-TFT, and Figure [1](#Fig1){ref-type="fig"}b shows the detailed process flows of the fabrication in the raised S/D JL-TFT. The p-type raised S/D JL-TFT is fabricated by initially growing a 400-nm thermal silicon dioxide layer on a 6-in. silicon wafer. A 40-nm amorphous Si (a-Si) layer was deposited by low-pressure chemical vapor deposition (LPCVD) at 550°C. Then, the a-Si layer was formed by solid-phase recrystallized (SPC) process at 600°C for 24 h in nitrogen ambient. After borondifluoride (BF~2~) ion implantation with 30 keV at a dose of 2 × 10^14^ cm^−2^ for the p^+^ raised S/D doping followed by furnace annealing at 600°C for 4 h, the raised S/D is patterned by e-beam lithography. Subsequently, using the same method for the production of a-Si deposition (40 nm), the implantation (30 keV, BF~2~, 2 × 10^14^ cm^−2^) and the SPC process form the channel layer. While serving as a channel, the active layer was patterned by e-beam lithography and then anisotropically etched by time-controlled reactive ion etching (RIE). The patterned width of each nanosheet channel is 0.3 μm. Then, the active channel was mesa-etched by time-controlled wet etching of dilute HF to form the omega-shaped channel. Next, a sacrificial oxide as a trimming process was thermally grown at 900°C for 2 h, which consumes around 22-nm-thick poly-Si. Subsequently, the dry oxide of 20-nm thickness was deposited as the gate oxide layer, consuming around 10-nm-thick poly-Si to form a 7.35-nm-thick channel. The 150-nm-thick *in situ* doped n^+^ poly-silicon was deposited as a gate electrode and patterned by e-beam and RIE. Additionally, a 200-nm SiO~2~ passivation layer was deposited. Finally, a 300-nm-thick Al-Si-Cu metallization was performed and sintered at 400°C for 30 min.Figure 1**Device structure and detailed process flow of the fabrication. (a)** The device structure for the raised S/D p-type JL-TFTs. **(b)** The detailed process flow of the fabrication in the raised S/D JL-TFTs. The positions A and A' indicate the cross-section of the channel.

Results and discussion {#Sec4}
======================

Figure [2](#Fig2){ref-type="fig"}a shows the cross-sectional transmission electron microscopic (TEM) image along the AA' direction, as shown in Figure [1](#Fig1){ref-type="fig"}a. Figure [2](#Fig2){ref-type="fig"}b,c displays the enlarged images of Figure [2](#Fig2){ref-type="fig"}a. The nano-sheet channel of the raised S/D structure is covered by the omega-gate electrode, which is expected to improve electrostatic gate control and achieve superior performance \[[@CR11]\]. Figure [2](#Fig2){ref-type="fig"}c clearly shows that the nano-sheet channel thickness is 7.35 nm, and the TEM photograph shows that the single-crystal-like channel with large grain size is expected to achieve superior performance because of the oxidation trimming process. The channel region is doped with a boron concentration of 4 × 10^19^ cm^−3^. Figure [3](#Fig3){ref-type="fig"}a plots the transfer *I*~d~-*V*~g~ characteristics of the raised S/D JL-TFT with *L*~g~ = 0.5 μm. The on current (*I*~on~) is defined as the drain current at *V*~g~ = −6 V for the raised S/D JL-TFT. The off current (*I*~off~) is defined as the lowest drain current. The excellent transfer characteristics of the raised S/D JL-TFT with *L*~g~ = 0.5 μm include the following: (1) subthreshold swing (SS) = 100 mV/decade, (2) DIBL = 0.8 mV/V, and (3) *I*~on~/*I*~off~ current ratio = 3.85 × 10^8^. Figure [3](#Fig3){ref-type="fig"}b shows the *I*~d~-*V*~d~ output characteristics of the raised S/D JL-TFT. The on resistance is low at various over-drive voltages with the raised S/D structure. Figure [4](#Fig4){ref-type="fig"}a demonstrates the temperature dependence of the raised S/D JL-TFT. Based on the *I*~d~-*V*~g~ curves in Figure [4](#Fig4){ref-type="fig"}a, Figure [4](#Fig4){ref-type="fig"}b presents the measured SS and threshold voltage (*V*~th~) as functions of temperature at *V*~d~ = −0.3 V. This figure reveals that, as the temperature increases, the absolute *V*~th~ value decreases and the SS increases. The positive shifting of *V*~th~ for the raised S/D device is discussed in Figure [4](#Fig4){ref-type="fig"}b. The *V*~th~ is defined as the gate voltage at *I*~d~ = 10^−9^ A. The *V*~th~ equation could be presented as the following \[[@CR12]\]:

where *V*~fb~ is the flat-band voltage, *C*~ox~ is the gate capacitance per unit of length, *N*~A~ is the carrier concentration, *W*~D~ is the depletion width, *W*~ch~ is the effective channel width, *T*~ch~ is the channel thickness, and *m*~h~^\*^ is the effective mass of the confined holes. When the device is heated, the bandgap (*E*~g~) decreases. Therefore, *N*~A~ increases. For the above reasons, absolute *V*~th~ is expected to decrease with increasing temperature. Notably, the temperature dependence of the threshold voltage for the poly-channel device is 1.4 mV/°C. This value is close to the *V*~th~ temperature dependence of the single-crystal channel (1.65 mV/°C) \[[@CR13]\].Figure 2**TEM images of the raised S/D channel. (a)** The cross-sectional TEM images of the raised S/D channel along the AA' direction with *L* ~g~ = 0.5 μm. **(b)** The enlarged TEM images in **(a)** with omega-gate structure. **(c)** The enlarged TEM images in **(b)** with *T* ~ch~ = 7.35 nm and fin width = 0.3 μm.Figure 3***I*** ~**d**~ **-** ***V*** ~**g**~ **characteristics and** ***I*** ~**d**~ **-** ***V*** ~**d**~ **curve. (a)** The transfer *I* ~d~-*V* ~g~ characteristics and **(b)** *I* ~d~-*V* ~d~ curve in the raised S/D JL-TFTs with *L* ~g~ = 0.5 μm at *V* ~d~ = −0.3 V.Figure 4**Temperature dependence and measured SS and threshold voltage. (a)** Temperature dependence (25°C to 200°C) on *I* ~d~-*V* ~g~ characteristics at *V* ~d~ = −0.3 V for the raised S/D JL-TFTs. **(b)** The dependence of sub-threshold swing (SS) and threshold voltage (*V* ~th~) between various temperatures for the p-type raised S/D devices.

Figure [5](#Fig5){ref-type="fig"} shows the dual-gate structure with different operation modes. In mode 1, G1 is sweeping, G2 has an off-state bias condition, and *V*~d~ is applied at −0.3 V. In mode 2, G1 is sweeping, and G2 has an on-state bias condition. The reverse conditions for G1 and G2 occur in mode 3 and mode 4. Figure [6](#Fig6){ref-type="fig"} shows the *I*~d~-*V*~g~ characteristics. The red line represents that G1 is floating and G2 is sweeping. The blue line represents that G1 connects G2 and they are sweeping simultaneously. The experimental data show a good match in the *I*~d~-*V*~g~ curves, which indicates that the series resistance between G1 and G2 is insignificant and does not degrade electrical performance. The inset in Figure [6](#Fig6){ref-type="fig"} shows the scanning electron microscope (SEM) image of the dual-gate structure. The distance between the dual gate is 0.5 μm. Figure [7](#Fig7){ref-type="fig"} depicts the *I*~d~-*V*~g~ curves for different operation modes. The electrical performances for mode 1 and mode 2 are similar to those for mode 3 and mode 4 at *V*~d~ = −0.3 V. Figure [7](#Fig7){ref-type="fig"}a,c shows that, when the G2 and G1 approaches off-state bias condition, the on current is clearly pinning and absolute *V*~th~ is increasing. Figure [7](#Fig7){ref-type="fig"}b,d shows that, when the G2 and G1 approaches on-state bias condition, the on current is increasing and the absoute *V*~th~ is decreasing. In Figure [8](#Fig8){ref-type="fig"}a, the *V*~th~ can be adjusted by the dual-gate structure applying different gate bias. In Figure [8](#Fig8){ref-type="fig"}b, the *V*~th~ sensitivity of G2 bias is approximately 1.23 V/V, and the experimental data show that the relationship is linear. The detailed results are discussed by 3D TCAD simulation in Figure [9](#Fig9){ref-type="fig"}. To obtain accurate numerical results for a nanometer-scale device, the device is simulated by solving 3D quantum-corrected equations using the commercial tool, Synopsys Sentaurus Device \[[@CR14]\]. In quantum-corrected equations, a density gradient model is used in the simulation, as listed below \[[@CR15], [@CR16]\]:

where *n* is the electron concentration, Nc is the effective density of states of the conduction band (Ec), *F*~1/2~ is the Fermi-Dirac integral, μn is the effective mass of the electron, and *T*~*n*~ is the electron temperature. The bandgap narrowing model, the band-to-band tunneling model, and the Shockley-Read-Hall recombination with the doping-dependent model are also considered. The direct tunneling model is not utilized because high-*k*/metal-gate technology is used. The mobility model used in the device simulation is according to Mathiessen's rule, which is expressed as

where *D* = exp(*x/l*~crit~), *x* is the distance from the interface, and *l*~crit~ is a fitting parameter. The mobility consists of three parts: 1) surface acoustic phonon scattering (*μ*~surf_aps~), 2) surface roughness scattering (*μ*~surf_rs~), and 3) bulk mobility with doping-dependent modification (*μ*~bulk_dop~). The details are described in \[[@CR14], [@CR17]\]. Figure [9](#Fig9){ref-type="fig"}a shows the high off current when G1 is sweeping at 2 V and G2 is at on-state bias of −3.5 V. When the G2 is in extreme on-state, band-to-band tunneling occurs easily according to the simulation results. Figure [9](#Fig9){ref-type="fig"}b shows the pinning mechanism when G1 is sweeping and G2 is at off-state bias. When the G2 voltage approaches off-state, the valence band will be dropped off, which retards the hole transport and causes a saturation current. Figure [10](#Fig10){ref-type="fig"} shows the temperature characteristics of the dual-gate structure. High-temperature performance is similar to that at room temperature.Figure 5**Schematic of the measured raised S/D devices with dual-gate structure.** The various modes at different bias conditions for the dual-gate structure.Figure 6**The transfer** ***I*** ~**d**~ **-** ***V*** ~**g**~ **characteristics of different gate connections.** The inset shows the SEM image of the dual-gate structure.Figure 7**The transfer** ***I*** ~**d**~ **-** ***V*** ~**g**~ **characteristics for various modes (a-d), listed in Figure** [5](#Fig5){ref-type="fig"} **.**Figure 8**Transfer** ***I*** ~**d**~ **-** ***V*** ~**g**~ **characteristics and G2 bias dependence. (a)** The transfer *I* ~d~-*V* ~g~ characteristics at different G2 gate bias. **(b)** The impact of G2 bias dependence on the *V* ~th~ for the raised S/D JL-TFTs.Figure 9**Simulation results at (a) G1 = 1 V, G2 = −4 V for mode 2 situation and (b) G1 = −4 V, G2 = 1 V for mode 1 situation.**Figure 10**The temperature dependence of dual-gate JL-TFTs at 100°C on** ***I*** ~**d**~ **-** ***V*** ~**g**~ **characteristics (a-d).**

Conclusions {#Sec5}
===========

This work realizes the p-type raised S/D JL-TFTs and dual-gate structure. In our devices, the thin channel formed by the oxidation trimming process and raise S/D structure are used. Due to these two ideas, the high on current (\>1 μA/μm), low off current (10^−14^ A), and small SS (100 mV/decade) could be achieved. It is a promising structure to get a good-performance JL device and conquer the low-*I*~on~ issue of JL devices. The temperature of the raised S/D devices is discussed for the electrical parameters (SS, *V*~th~). It is worthy to notice that the dual-gate structure can be used to adjust *V*~th~ to fulfill the multi-*V*~th~ circuit designs. The devices are highly promising for future further scaling and 3D stacked IC applications.
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